

Mass resolution with Yasuyuki's thinner silicon tracker

Tony Frawley
July 14, 2015

Changes to the thickness budget

Yasuyuki proposes to change from the SVX4 chip to the FPHX chip for reading out the silicon strip tracking layers. Since the FPHX chip requires much less cooling, the material budget can be reduced.

Yasuyuki's proposed thickness budget after switching the chips:

Layer	Radius	X0	
P0	2.5cm	1.3%	
P1	5.0cm	1.3%	
S0	8.0cm	2% radiation length	(For double layer S0a+S0b)
S1	32 cm	1.2%	(For double layer S1a+S1b)
S2	56 cm	1%	

I have made some estimates of the mass resolution, using this thickness budget, to try to see what the layer radii should be to achieve the needed 100 MeV Upsilon mass resolution.

Revised MIE configuration with reduced radii

Layer	Radius (cm)	cell size (cm x cm)	X0 (%)
P0	2.7	0.005 x 0.0425	1.3
PI	4.6	0.005 x 0.0425	1.3
S0a	7.5	0.0058 x 8.0	1.0
S0b	8.5	0.0240 x 8.0	1.0
SIa	29.0	0.0058 x 8.0	0.6
SIb	31.0	0.0240x 8.0	0.6
S2	60.0	0.0060 x 8.0	1.0

mass resolution | 10.9 MeV +/- 0.7 MeV

Need better resolution:


Convert s0b and sIb to tracking layers - reduce their pitch to 60 microns

mass resolution | 06.8 +/- 0.5 MeV

Go to Yasuyuki's preferred pitch of 58 microns, 9.6 mm length
Increase outer radius to 64 cm

Layer	Radius (cm)	cell size (cm x cm)	X0 (%)
P0	2.7	0.005 x 0.0425	1.3
PI	4.6	0.005 x 0.0425	1.3
S0a	7.5	0.0058 x 9.6	1.0
S0b	8.5	0.0058 x 9.6	1.0
SIa	35.0	0.0058 x 9.6	0.6
SIb	37.0	0.0058 x 9.6	0.6
S2	64.0	0.0060 x 9.6	1.0


mass resolution 98.7 MeV +/- 0.7 MeV



ITS inner pixels instead of PHENIX pixels

Layer	Radius (cm)	cell size (cm x cm)	X0 (%)
P0	2.3	0.002 x 0.002	0.6
PI	3.2	0.002 x 0.002	0.6
P3	3.9	0.002 x 0.002	0.6
S0a	7.5	0.0058 x 9.6	1.0
S0b	8.5	0.0058 x 9.6	1.0
SIa	35.0	0.0058 x 9.6	0.6
SIb	37.0	0.0058 x 9.6	0.6
S2	64.0	0.0060 x 9.6	1.0

mass resolution 94.2 ± 0.9 MeV



What next?

The pattern recognition layers have been replaced with tracking layers - need to understand the effect on pattern recognition.

- Do we need to add pattern recognition layers?

Still need to go to realistic ladders

The new chip can still only readout a subset of the strips